

Chapter 5:

Field–Effect Transistors

Robert Boylestad
Digital Electronics

©2004 by Pearson Education

Slide 1

FET

FET's (Field – Effect Transistors) are much like BJT's (Bipolar Junction Transistors).

Similarities:

- Amplifiers
- Switching devices
- Impedance matching circuits

Differences:

- FET's are voltage controlled devices whereas BJT's are current controlled devices.
- FET's also have a higher input impedance, but BJT's have higher gains.
- FET's are less sensitive to temperature variations and because of there construction they are more easily integrated on IC's.
- FET's are also generally more static sensitive than BJT's.

Robert Boylestad
Digital Electronics

©2004 by Pearson Education

Slide 2

FET Types

- **JFET** ~ Junction Field-Effect Transistor
- **MOSFET** ~ Metal-Oxide Field-Effect Transistor
 - **D-MOSFET** ~ Depletion MOSFET
 - **E-MOSFET** ~ Enhancement MOSFET


Robert Boylestad
Digital Electronics

©2004 by Pearson Education

Slide 3

JFET Construction

There are two types of JFET's: n-channel and p-channel.
The n-channel is more widely used.



There are three terminals: Drain (D) and Source (S) are connected to n-channel
Gate (G) is connected to the p-type material


Robert Boylestad
Digital Electronics

©2004 by Pearson Education

Slide 4

Basic Operation of JFET

JFET operation can be compared to a water spigot:



The source of water pressure – accumulated electrons at the negative pole of the applied voltage from Drain to Source

The drain of water – electron deficiency (or holes) at the positive pole of the applied voltage from Drain to Source.

The control of flow of water – Gate voltage that controls the width of the n-channel, which in turn controls the flow of electrons in the n-channel from source to drain.

Robert Boylestad
Digital Electronics

©2004 by Pearson Education

Slide 5

JFET Operating Characteristics


There are three basic operating conditions for a JFET:

- A. $V_{GS} = 0$, V_{DS} increasing to some positive value
- B. $V_{GS} < 0$, V_{DS} at some positive value
- C. Voltage-Controlled Resistor

Robert Boylestad
Digital Electronics

©2004 by Pearson Education

Slide 6 **A. $V_{GS} = 0$, V_{DS} increasing to some positive value**



Three things happen when $V_{GS} = 0$ and V_{DS} is increased from 0 to a more positive voltage:


- the depletion region between p-gate and n-channel increases as electrons from n-channel combine with holes from p-gate.
- increasing the depletion region, decreases the size of the n-channel which increases the resistance of the n-channel.
- But even though the n-channel resistance is increasing, the current (I_D) from Source to Drain through the n-channel is increasing. This is because V_{DS} is increasing.

Robert Boylestad
Digital Electronics

©2004 by Pearson Education

Slide 7

Pinch-off




If $V_{GS} = 0$ and V_{DS} is further increased to a more positive voltage, then the depletion zone gets so large that it **pinches off** the n-channel. This suggests that the current in the n-channel (I_D) would drop to 0A, but it does just the opposite: as V_{DS} increases, so does I_D .

Robert Boylestad
Digital Electronics

©2004 by Pearson Education

Slide 8

Saturation



At the pinch-off point:


- any further increase in V_{GS} does not produce any increase in I_D . V_{GS} at pinch-off is denoted as V_p .
- I_D is at saturation or maximum. It is referred to as I_{DSS} .
- The ohmic value of the channel is at maximum.

Robert Boylestad
Digital Electronics

©2004 by Pearson Education

Slide 9

B. $V_{GS} < 0$, V_{DS} at some positive value




As V_{GS} becomes more negative the depletion region increases.

Robert Boylestad
Digital Electronics

©2004 by Pearson Education

Slide 10

$$I_D < I_{DSS}$$



As V_{GS} becomes more negative:


- the JFET will pinch-off at a lower voltage (V_p).
- I_D decreases ($I_D < I_{DSS}$) even though V_{DS} is increased.
- Eventually I_D will reach 0A. V_{GS} at this point is called V_p or $V_{GS(off)}$.
- Also note that at high levels of V_{DS} the JFET reaches a breakdown situation. I_D will increase uncontrollably if $V_{DS} > V_{DSmax}$.

Robert Boylestad
Digital Electronics

©2004 by Pearson Education

Slide 11

C. Voltage-Controlled Resistor



The region to the left of the pinch-off point is called the **ohmic region**.

The JFET can be used as a variable resistor, where V_{GS} controls the drain-source resistance (r_d). As V_{GS} becomes more negative, the resistance (r_d) increases.

$$r_d = \frac{r_o}{(1 - V_{GS}/V_p)^2}$$


[Formula 5.1]

Robert Boylestad
Digital Electronics

©2004 by Pearson Education

Slide 12

p-Channel JFETS




p-Channel JFET acts the same as the n-channel JFET, except the polarities and currents are reversed.

Robert Boylestad
Digital Electronics

©2004 by Pearson Education

Slide 13

P-Channel JFET Characteristics



As V_{GS} increases more positively:

- the depletion zone increases
- I_D decreases ($I_D < I_{DSS}$)
- eventually $I_D = 0A$


Also note that at high levels of V_{DS} the JFET reaches a breakdown situation. I_D increases uncontrollably if $V_{DS} > V_{DSmax}$.

Robert Boylestad
Digital Electronics

©2004 by Pearson Education

Slide 14

JFET Symbols



Robert Boylestad
Digital Electronics

©2004 by Pearson Education

Slide 15

Transfer Characteristics

The transfer characteristic of input-to-output is not as straight forward in a JFET as it was in a BJT.

In a BJT, β indicated the relationship between I_B (input) and I_C (output).

In a JFET, the relationship of V_{GS} (input) and I_D (output) is a little more complicated:


$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P}\right)^2 \quad \text{[Formula 5.3]}$$

Robert Boylestad
Digital Electronics

©2004 by Pearson Education

Slide 16

Transfer Curve



From this graph it is easy to determine the value of I_D for a given value of V_{GS} .

Robert Boylestad
Digital Electronics

©2004 by Pearson Education

Slide 17

Plotting the Transfer Curve

Using I_{DSS} and V_p ($V_{GS(off)}$) values found in a specification sheet, the Transfer Curve can be plotted using these 3 steps:

Step 1:
$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P}\right)^2$$
 [Formula 5.3]

Solving for $V_{GS} = 0V$:
$$I_D = I_{DSS} \Big/_{V_{GS}=0V}$$
 [Formula 5.4]

Step 2:
$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P}\right)^2$$
 [Formula 5.3]

Solving for $V_{GS} = V_P$ ($V_{GS(off)}$):
$$I_D = 0A \Big/_{V_{GS}=V_P}$$
 [Formula 5.5]

Step 3: Solving for $V_{GS} = 0V$ to V_P :
$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P}\right)^2$$
 [Formula 5.3]

Robert Boylestad
Digital Electronics

©2004 by Pearson Education


Slide 18

Specification Sheet (JFETs)

Rating	Symbol	Value	Unit
Drain-Source Voltage	V_{DS}	25	Vdc
Drain-Gate Voltage	V_{DG}	25	Vdc
Reverse Gate-Source Voltage	V_{GSA}	-25	Vdc
Gate Current	I_{G1}	10	nAdc
Test Device Dissipation @ $T_A = 25^\circ\text{C}$	P_D	310	mW
Derate above 25°C		2.82	mW/°C
Junction Temperature Range	T_J	125	°C
Storage Channel Temperature Range	T_{STG}	-65 to +150	°C

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Gate-Source Breakdown Voltage ($I_{GS} = -10 \mu\text{Adc}$; $V_{DS} = 0$)	$V_{GS(BR)}$	-25	-	-	Vdc
Gate Reverse Current ($V_{GS} = -15 \text{ Vdc}$; $V_{DS} = 0$) ($V_{GS} = -15 \text{ Vdc}$; $V_{DS} = 0$; $T_A = 100^\circ\text{C}$)	I_{GRS}	-	-	-1.0 -200	nAdc
Gate Source Cutoff Voltage ($V_{GS} = 15 \text{ Vdc}$; $I_D = 10 \text{ mAdc}$)	$V_{GS(off)}$	-0.5	-	-6.0	Vdc
Gate-Source Voltage ($V_{GS} = 15 \text{ Vdc}$; $I_D = 100 \mu\text{Adc}$)	V_{GS}	-	-2.5	-	Vdc
ON CHARACTERISTICS					
Zero-Gate-Voltage Drain Current* ($V_{GS} = 15 \text{ Vdc}$; $V_{DS} = 0$)	I_{DSS}	1.0	3.0	5.0	mAdc
SMALL-SIGNAL CHARACTERISTICS					
Forward Transfer Admittance Common Source* ($V_{GS} = 15 \text{ Vdc}$; $V_{DS} = 0$; $f = 1.0 \text{ kHz}$)	Y_{fs}	1000	-	5000	µmhos
Output Admittance Common Source* ($V_{GS} = 15 \text{ Vdc}$; $V_{DS} = 0$; $f = 1.0 \text{ kHz}$)	Y_{os}	-	10	50	µmhos
Input Capacitance ($V_{GS} = 15 \text{ Vdc}$; $V_{DS} = 0$; $f = 1.0 \text{ MHz}$)	C_{iss}	-	4.5	7.0	pF
Reverse Transfer Capacitance ($V_{GS} = 15 \text{ Vdc}$; $V_{DS} = 0$; $f = 1.0 \text{ MHz}$)	C_{rss}	-	1.5	3.0	pF

*Note: Pulse Width $\leq 100 \mu\text{s}$; Duty Cycle $\leq 10\%$.




Robert Boylestad
Digital Electronics

©2004 by Pearson Education

Slide 19 Case Construction and Terminal Identification

2N2844

CASE 22-03, STYLE 12
TO-18 (TO-206AA)



JFETs
GENERAL PURPOSE
P-CHANNEL

This information is also available on the specification sheet.

Robert Boylestad
Digital Electronics

©2004 by Pearson Education

Slide 20**Testing JFET**

- a. Curve Tracer – This will display the I_D versus V_{DS} graph for various levels of V_{GS} .
- b. Specialized FET Testers – These will indicate I_{DSS} for JFETs.

Slide 21**MOSFETs**


MOSFETs have characteristics similar to JFETs and additional characteristics that make them very useful.

There are 2 types:

- Depletion-Type MOSFET
- Enhancement-Type MOSFET

Slide 22

Depletion-Type MOSFET Construction



The Drain (D) and Source (S) connect to the to n-doped regions. These N-doped regions are connected via an n-channel. This n-channel is connected to the Gate (G) via a thin insulating layer of SiO₂. The n-doped material lies on a p-doped substrate that may have an additional terminal connection called SS.


Robert Boylestad
Digital Electronics

©2004 by Pearson Education

Slide 23

Basic Operation


A Depletion MOSFET can operate in two modes: Depletion or Enhancement mode.



Robert Boylestad
Digital Electronics

©2004 by Pearson Education

Slide 24 Depletion-type MOSFET in Depletion Mode



Depletion mode

The characteristics are similar to the JFET.

When $V_{GS} = 0V, I_D = I_{DSS}$


When $V_{GS} < 0V, I_D < I_{DSS}$

The formula used to plot the Transfer Curve still applies:

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P}\right)^2$$

[Formula 5.3]

Slide 25 Depletion-type MOSFET in Enhancement Mode



Enhancement mode

$V_{GS} > 0V, I_D$ increases above I_{DSS}

The formula used to plot the


Transfer Curve still applies:

(note that V_{GS} is now a positive polarity)

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P}\right)^2$$
 [Formula 5.3]

Slide 26

p-Channel Depletion-Type MOSFET




The p-channel Depletion-type MOSFET is similar to the n-channel except that the voltage polarities and current directions are reversed.

Robert Boylestad
Digital Electronics

©2004 by Pearson Education

Slide 27

Symbols



Robert Boylestad
Digital Electronics

©2004 by Pearson Education

Slide 28

Specification Sheet

2N3797
CASE 22-03, STYLE 2
TO-18 (TO-206AA)

MOSFETS
LOW POWER AUDIO
N-CHANNEL - DEPLETION

MAXIMUM RATINGS			
Rating	Symbol	Value	Unit
Drain-Source Voltage	V_{DS}	20	Vdc
Gate-Source Voltage	V_{GS}	±10	Vdc
Drain Current	I_D	20	mAdc
Total Device Dissipation @ $T_c = 25^\circ\text{C}$ Dissip. above 25°C	P_D	300	mW
Junction Temperature Range	T_j	-55 to 175	$^\circ\text{C}$
Storage/Channel Temperature Range	T_{stg}	-55 to +200	$^\circ\text{C}$

ELECTRICAL CHARACTERISTICS ($T_c = 25^\circ\text{C}$ unless otherwise noted)					
Characteristic	Symbol	Min.	Typ.	Max.	Unit
OFF CHARACTERISTICS					
Drain-Source Breakdown Voltage ($I_{GS} = 0, I_{DS} = 10 \mu\text{A}$)	$V_{DS(BR)}$	20	25	-	Vdc
Gate-Reverse Current (1) ($V_{GS} = -10 \text{ V}, V_{DS} = 0$) ($V_{GS} = -10 \text{ V}, V_{DS} = 0, T_c = 150^\circ\text{C}$)	I_{GR}	-	-	1.0	μA
Gate-Source Clamping Voltage ($I_D = 20 \text{ mA}, V_{GS} = 10 \text{ V}$)	$V_{GS(CLAMP)}$	-	-5.0	-7.0	Vdc
Drain-Gate Reverse Current (1) ($V_{GS} = 10 \text{ V}, I_{DS} = 0$)	I_{DGR}	-	-	1.0	μA
ON CHARACTERISTICS					
Zero-Gate Voltage Drain Current ($V_{GS} = 0 \text{ V}, V_{DS} = 10 \text{ V}$)	I_{DSS}	-	2.0	2.9	mAdc
On-State Drain Current ($V_{GS} = 10 \text{ V}, V_{DS} = 0.5 \text{ V}$)	$I_{D(on)}$	-	9.0	14	mAdc
SMALL-SIGNAL CHARACTERISTICS					
Forward Transfer Admittance ($V_{GS} = 10 \text{ V}, V_{DS} = 0, f = 1.0 \text{ MHz}$)	$ Y_{fs} $	-	1500	2300	μmhos
Output Admittance ($V_{GS} = 10 \text{ V}, V_{DS} = 0, f = 1.0 \text{ MHz}$)	$ Y_{os} $	-	1500	-	μmhos
Input Capacitance ($V_{GS} = 10 \text{ V}, V_{DS} = 0, f = 1.0 \text{ MHz}$)	C_{iss}	-	27	60	pF
Reverse Transfer Capacitance ($V_{GS} = 10 \text{ V}, V_{DS} = 10 \text{ V}, f = 1.0 \text{ MHz}$)	C_{rfs}	-	0.5	0.8	pF
FUNCTIONAL CHARACTERISTICS					
Sound Figure ($V_{GS} = 10 \text{ V}, V_{DS} = 0, f = 1.0 \text{ kHz}, R_L = 3 \text{ ohms}$)	SP	-	3.8	-	dB


(1) This value of current includes both the FET leakage current as well as the leakage current associated with the test socket and fixture when measured under best attainable conditions.

Robert Boylestad
Digital Electronics

©2004 by Pearson Education

Slide 29

Enhancement-Type MOSFET Construction




The Drain (D) and Source (S) connect to the to n-doped regions. These n-doped regions are connected via an n-channel. The Gate (G) connects to the p-doped substrate via a thin insulating layer of SiO₂. There is no channel. The n-doped material lies on a p-doped substrate that may have an additional terminal connection called SS.

Robert Boylestad
Digital Electronics

©2004 by Pearson Education

Slide 30 Basic Operation

The Enhancement-type MOSFET only operates in the enhancement mode.




V_{GS} is always positive
 As V_{GS} increases, I_D increases
 But if V_{GS} is kept constant and V_{DS} is increased, then I_D saturates (I_{DSS})
 The saturation level, V_{DSSat} is reached.
 $V_{Dsat} = V_{GS} - V_T$ [Formula 5.12]

Robert Boylestad
 Digital Electronics

©2004 by Pearson Education

Slide 31 Transfer Curve



To determine I_D given V_{GS} : $I_D = k(V_{GS} - V_T)^2$ [Formula 5.13]
 where V_T = threshold voltage or voltage at which the MOSFET turns on.
 k = constant found in the specification sheet
 k can also be determined by using values at a specific point and the formula:

$$k = \frac{I_{D(on)}}{(V_{GS(on)} - V_T)^2}$$
 [Formula 5.14]

V_{DSSat} can also be calculated:


$$V_{Dsat} = V_{GS} - V_T$$
 [Formula 5.12]

Robert Boylestad
 Digital Electronics

©2004 by Pearson Education

Slide 32 p-Channel Enhancement-Type MOSFETs



The p-channel Enhancement-type MOSFET is similar to the n-channel except that the voltage polarities and current directions are reversed.



Slide 33

Symbols

n-channel



(a)


Slide 34

Specification Sheet

MAXIMUM RATINGS			
Rating	Symbol	Value	Unit
Drain-Source Voltage	V_{DS}	25	Vdc
Drain-Gate Voltage	V_{DG}	30	Vdc
Gate-Source Voltage*	V_{GS}	30	Vdc
Drain Current	I_D	30	mAdc
Total Device Dissipation @ $T_A = 25^\circ\text{C}$ Dense above 25°C	P_D	300	mW
		1.7	mW/°C
Junction Temperature Range	T_J	-125	°C
Storage Temperature Range	T_{STG}	-65 to +175	°C

* Transient potentials of 4.75 Volt will not cause gate oxide failure.

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)				
Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Drain-Source Breakdown Voltage ($I_D = 10\ \mu\text{A}$, $V_{GS} = 0$)	$V_{DS(BR)}$	25	-	Vdc
Zero-Gate-Voltage Drain Current ($V_{DS} = 10\ \text{V}$, $V_{GS} = 0$) $T_A = 25^\circ\text{C}$ $T_A = 100^\circ\text{C}$	I_{DSS}	-	10	μAde
		-	10	μAde
Gate Reverse Current ($V_{DS} = 8.15\ \text{Vdc}$, $V_{GS} = 0$)	I_{GRS}	-	±10	μAde
ON CHARACTERISTICS				
Gate Threshold Voltage ($V_{GS} = 10\ \text{V}$, $I_D = 10\ \text{mA}$)	$V_{GS(th)}$	1.0	5	Vdc
Drain-Source On Voltage ($I_D = 2.0\ \text{mA}$, $V_{GS} = 10\ \text{V}$)	$V_{DS(on)}$	-	1.0	V
On-State Drain Current ($V_{GS} = 10\ \text{V}$, $V_{DS} = 10\ \text{V}$)	$I_{D(on)}$	3.0	-	mAde
SMALL-SIGNAL CHARACTERISTICS				
Forward Transfer Admittance ($V_{GS} = 10\ \text{V}$, $I_D = 2.0\ \text{mA}$, $f = 1.0\ \text{kHz}$)	$ Y_{fs} $	1000	-	μmho
Input Capacitance ($V_{GS} = 10\ \text{V}$, $V_{DS} = 0$, $f = 140\ \text{kHz}$)	C_{iss}	-	5.0	pF
Reverse Transfer Capacitance ($I_D = 0$, $V_{GS} = 0$, $f = 140\ \text{kHz}$)	C_{rss}	-	1.3	pF
Drain-Substrate Capacitance ($V_{GS} = 10\ \text{V}$, $f = 140\ \text{kHz}$)	$C_{ds(st)}$	-	5.0	pF
Drain-Source Resistance ($V_{GS} = 10\ \text{V}$, $I_D = 0$, $f = 1.0\ \text{kHz}$)	$r_{DS(on)}$	-	300	Ωms
SWITCHING CHARACTERISTICS				
Turn-On Delay (Fig. 2)	$t_{d(on)}$	-	45	ns
Rise Time (Fig. 4)	t_r	-	65	ns
Turn-Off Delay (Fig. 7)	$t_{d(off)}$	-	60	ns
Fall Time (Fig. 8)	t_f	-	100	ns



Robert Boylestad
Digital Electronics

©2004 by Pearson Education

Slide 35

MOSFET Handling

MOSFETs are very static sensitive. Because of the very thin SiO_2 layer between the external terminals and the layers of the device, any small electrical discharge can establish an unwanted conduction.

Protection:


- Always transport in a static sensitive bag
- Always wear a static strap when handling MOSFETS
- Apply voltage limiting devices between the Gate and Source, such as back-to-back Zeners to limit any transient voltage.

Robert Boylestad
Digital Electronics

©2004 by Pearson Education

Slide 36

VMOS



VMOS – Vertical MOSFET increases the surface area of the device.

Advantage:

- This allows the device to handle higher currents by providing it more surface area to dissipate the heat.
- VMOSs also have faster switching times.


Robert Boylestad
Digital Electronics

©2004 by Pearson Education

Slide 37

CMOS

CMOS – Complementary MOSFET p-channel and n-channel MOSFET on the same substrate.

**Advantage:**







- Useful in logic circuit designs
- Higher input impedance
- Faster switching speeds
- Lower operating power levels

Robert Boylestad
Digital Electronics

©2004 by Pearson Education

Slide 38

Summary Table

<p>$I_G = 0 \text{ A}, I_D = I_S$</p>  <p>$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P}\right)^2$</p>	
<p>$I_G = 0 \text{ A}, I_D = I_S$</p>  <p>$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P}\right)^2$</p>	
<p>$I_G = 0 \text{ A}, I_D = I_S$</p>  <p>$I_D = k (V_{GS} - V_{GS(th)})^2$</p> <p>$k = \frac{I_{D(on)}}{(V_{GS(on)} - V_{GS(th)})^2}$</p>	

Robert Boylestad
Digital Electronics

©2004 by Pearson Education